When ILT = 0, the receiver starts counting idle bit times after the start bit. So if the receive character is all 1s, these bit times and the stop bit time count toward the full character time of logic high(10 or 11 bit times depending on the M control bit) needed for the receiver to detect an idle line.