据说ST出了不到3美元的H7和F7了，大家怎么看？
[复制链接]
本帖最后由 damiaa 于 2018-7-14 12:02 编辑 128 K。多的话要外挂。 Key Features
Core32-bit Arm® Cortex®-M7 core with double-precision FPU and L1 cache: 16 Kbytes of data and 16 Kbytes of instruction cache; frequency up to 400 MHz, MPU, 856 DMIPS/ 2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions Memories128 Kbytes of Flash memory 1 Mbyte of RAM: 192 Kbytes of TCM RAM (inc. 64 Kbytes of ITCM RAM + 128 Kbytes of DTCM RAM for time critical routines), 864 Kbytes of user SRAM, and 4 Kbytes of SRAM in Backup domain Dual mode Quad-SPI memory interface running up to 133 MHz Flexible external memory controller with up to 32-bit data bus:SRAM, PSRAM, NOR Flash memory clocked up to 133 MHz in synchronous mode SDRAM/LPSDR SDRAM 8/16-bit NAND Flash memories CRC calculation unit SecurityROP, PC-ROP, active tamper, secure firmware upgrade support, Secure access mode General-purpose input/outputsUp to 168 I/O ports with interrupt capability Reset and power management3 separate power domains which can be independently clock-gated or switched off:D1: high-performance capabilities D2: communication peripherals and timers D3: reset/clock control/power management 1.62 to 3.6 V application supply and I/Os POR, PDR, PVD and BOR Dedicated USB power embedding a 3.3 V internal regulator to supply the internal PHYs Embedded regulator (LDO) with configurable scalable output to supply the digital circuitry Voltage scaling in Run and Stop mode (5 configurable ranges) Backup regulator (~0.9 V) Voltage reference for analog peripheral/VREF+ Low-power modes: Sleep, Stop, Standby and VBAT supporting battery charging Low-power consumptionTotal current consumption down to 4 μA Clock managementInternal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI External oscillators: 4-48 MHz HSE, 32.768 kHz LSE 3× PLLs (1 for the system clock, 2 for kernel clocks) with Fractional mode Interconnect matrix 4 DMA controllers to unload the CPU1× high-speed master direct memory access controller (MDMA) with linked list support 2× dual-port DMAs with FIFO 1× basic DMA with request router capabilities Up to 35 communication peripherals4× I2Cs FM+ interfaces (SMBus/PMBus) 4× USARTs/4x UARTs (ISO7816 interface, LIN, IrDA, up to 12.5 Mbit/s) and 1x LPUART 6× SPIs, 3 with muxed duplex I2S audio class accuracy via internal audio PLL or external clock, 1x I2S in LP domain (up to 133 MHz) 4x SAIs (serial audio interface) SPDIFRX interface SWPMI single-wire protocol master I/F MDIO Slave interface 2× SD/SDIO/MMC interfaces (up to 125 MHz) 2× CAN controllers: 2 with CAN FD, 1 with time-triggered CAN (TT-CAN) 2× USB OTG interfaces (1FS, 1HS/FS) crystal-less solution with LPM and BCD Ethernet MAC interface with DMA controller HDMI-CEC 8- to 14-bit camera interface (up to 80 MHz) 11 analog peripherals3× ADCs with 16-bit max. resolution (up to 36 channels, 4.5 MSPS at 12 bits) 1× temperature sensor 2× 12-bit D/A converters (1 MHz) 2× ultra-low-power comparators 2× operational amplifiers (8 MHz bandwidth) 1× digital filters for sigma delta modulator (DFSDM) with 8 channels/4 filters GraphicsLCD-TFT controller up to XGA resolution Chrom-ART graphical hardware Accelerator™ (DMA2D) to reduce CPU load Hardware JPEG Codec Up to 22 timers and watchdogs1× high-resolution timer (2.5 ns max resolution) 2× 32-bit timers with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input (up to 200 MHz) 2× 16-bit advanced motor control timers (up to 200 MHz) 10× 16-bit general-purpose timers (up to 200 MHz) 5× 16-bit low-power timers (up to 200 MHz) 2× watchdogs (independent and window) 1× SysTick timer RTC with sub-second accuracy & HW calendar Cryptographic accelerationAES 128, 192, 256, TDES, HASH (MD5, SHA-1, SHA-2), HMAC True random number generators Debug modeSWD & JTAG interfaces 4-Kbyte Embedded Trace Buffer 96-bit unique ID
提升卡
变色卡
千斤顶
1/9 
京公网安备 11010802033920号
Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved
