此帖出自FPGA/CPLD论坛
最新回复
你好 我最近也出了这个结果 还望指点综合的结果是 点击语法检查和仿真都无结果,进行一下就自动停步了 并没有给出任何提示信息, module test; // Inputs reg clk,start,fwd_inv_we,fwd_inv; reg [15:0] xn_re; reg [15:0] xn_im; // Outputs wire rfd; wire dv; wire done; wire busy; wire edone; wire [15:0] xk_re; wire [15:0] xk_im; wire [2:0] xk_index; wire [2:0] xn_index; // Instantiate the Unit Under Test (UUT) fft_test uut ( .clk(clk), .fwd_inv_we(fwd_inv_we), .fwd_inv(fwd_inv), .start(start), .xn_re(xn_re), .xn_im(xn_im), .rfd(rfd), .dv(dv), .done(done), .busy(busy), .edone(edone), .xk_re(xk_re), .xk_im(xk_im), .xk_index(xk_index), .xn_index(xn_index) ); initial begin // Initialize Inputs clk = 0; xn_re = 0; xn_im = 0; start =0; fwd_inv_we=0; fwd_inv=0; // Wait 100 ns for global reset to finish #100; start =1; fwd_inv_we=1; fwd_inv=1; // Add stimulus here end always #5 clk = ~clk; always @(posedge clk) begin xn_re= xn_re + 1; endendmodule复制代码
详情
回复
发表于 2012-4-28 22:50
| ||
|
||
| |
个人签名一个为理想不懈前进的人,一个永不言败人!
http://shop57496282.taobao.com/ 欢迎光临网上店铺! |
|
此帖出自FPGA/CPLD论坛
| ||
个人签名It's better to be a fake somebody than to be a real nobody
|
||
EEWorld Datasheet 技术支持