3001|0

928

帖子

0

TA的资源

五彩晶圆(高级)

楼主
 

【设计工具】Xilinx 配置专题之--svf专题 [复制链接]

When designing for a flexible FPGA configuration solution, one important factor to consider is how to update the FPGA bitstream in-system. For a PROM-based, FPGA configuration solution, the FPGA bitstream is stored within the PROM's non-volatile memory, and the PROM delivers a bitstream at power-on through the FPGA serial or SelectMAP configuration interface. The Platform Flash XCFP PROM provides the added feature of allowing multiple FPGA bitstreams to be stored and easily accessed from a single PROM. This capability allows the user to store a base bitstream image in one portion of the memory space while actively updating a secondary bitstream image stored in a separate portion of the memory space within the same PROM. With multiple images available to the FPGA, the system can be reconfigured to take on a particular functionality, while safely retaining a base image in the PROM, allowing the system to revert to the base image upon a system power cycle. For example, the base image could contain a design with scaled-down functionality while a customized upgrade image with advanced features could be stored in the second image location and uploaded to the FPGA on-demand.

abbr_b3a11c5ddbe30d87abdd3ad27d28f031.pdf

901.18 KB, 下载次数: 44

Xilinx 配置专题之--svf专题 Updating+a+Platform+Flash+PROM+Design+Revision+In-System+Using+SVF

此帖出自FPGA/CPLD论坛
点赞 关注
个人签名动手创造个性自我

https://home.eeworld.com.cn/?95709
 

回复
举报
您需要登录后才可以回帖 登录 | 注册

随便看看
查找数据手册?

EEWorld Datasheet 技术支持

相关文章 更多>>
关闭
站长推荐上一条 1/7 下一条

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 国产芯 安防电子 汽车电子 手机便携 工业控制 家用电子 医疗电子 测试测量 网络通信 物联网

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved
快速回复 返回顶部 返回列表