3099|3

60

帖子

0

TA的资源

一粒金砂(初级)

楼主
 

思科(Cisco)招聘(上海):嵌入式,板级设计,测试 [复制链接]

有意者请发送中英文简历(word格式)到stephan_lu2000@yahoo.com.cn

Index:
1. Junior Board Designer
2. Senior Board Designer
3. Senior Test engineer or test lead
4. SW engineer
5. Sr. SW engineer





Junior Board Designer

Job Description
–        Board Designer on a project team of engineers involved in the specification, design, development, test, and release to manufacturing of Cable router hardware.
–        Assist senior HW Engineer in writing board functional and design specifications.
–        Develop well-defined hardware modules.
–        Perform well-defined unit and product level testing (including lab test equipment set up and documenting test results.)
–        Debug medium complexity board level problems.

Skills Required

–        Good background in networking concepts.
–        Prior experience in board level design.
–        Knowledge in VHDL or Verilog.
–        Experience with high speed digital design and signal integrity a plus.
–        Experience with schematic capture tools.
–        Proficiency with test equipment (logic analyzer, oscilloscope).
–        Ability to solve routine problems at the module or multiple module level, based on knowledge of debugging and testing concepts.
–        Excellent written and verbal communications, team and people skills.

Educational Background Recommended
–        BSEE or equivalent with 2-3 yrs relevant experience.





Senior Board Designer

Job Description
–        Participate on a project team with engineering, marketing, and manufacturing to specify, design, development, test and release Cable router hardware.
–        Responsible for board level complex architecture design.
–        Write board level functional and design specs.
–        Design complex hardware modules and moderate complexity FPGAs.
–        Debug complex board level problems.
–        Perform complex board level unit and integration testing.
–        Consult with in-house compliance and MFG engineers during design process to ensure compliance and MFG requirements will be met.
–        Resolve issues with CAD, Compliance and MFG Engineers in developing new boards.

Skills Required
–        Ability to widely apply networking principles, theories and field concepts to product development.
–        Experience and past success taking a design from concept to full production at a Contract Manufacturer.
–        Experience performing board level digital logic design, as well as moderately complex FPGA design and simulation.
–        Knowledge and experience in high speed digital design and signal integrity.
–        Experience with microprocessors, high speed memory, PCI, Gigabit Ethernet and high speed bus design.
–        Experience with schematic capture tools.
–        Proficiency with test equipment (logic analyzer, oscilloscope).
–        Able to develop and execute thorough test plans and debug strategies.
–        Excellent written and verbal communications, team and people skills.
–        Able to mentor junior team members.

Educational Background Recommended
–        MSEE combined with 4-5 years of related experience, or BSEE combined with 5-7+ yrs related experience.






Senior Test engineer or test lead

Join the fast-growing and energetic Emerging Technology Group in Cisco China R&D Center as a test lead or manager!  CRDC Emerging Technologies Group is a place to foster

new ideas and new ways of thinking.  The charter is to harness the creative talent in CRDC to incubate new technologies, bringing these ideas to product and generating

business impact to the Chinese and global markets.  

RESPONSIBILITIES      
-        Manage or serve as a test lead in CRDC Emerging Technologies Group.  
-        Individual project planning and execution.   
-        Ensure E.T products are of the highest quality.

SKILLS & EXPERIENCE
-        Smart/responsible/flexible/quick engineer.
-        At least 4 years of working experience in reputable hi-tech multinational companies.  

-        At least 4 years of working experience in the field of networking or information security.  
-        Good understanding of Linux/Unix operating systems.  
-        Ability to work both independently and results-oriented with strong teamwork spirits.
-        Must be able to be adaptable to a fast moving environment.
-        Excellent English and Chinese communication skills (written and verbal) are required.
-        Master degree in engineering related fields.  
-        Good knowledge of Cisco products and technologies.  
-        Excellent interpersonal skills, with strong passion to deliver and own a product.





JD for SW engineer

SW engineers participating in Cisco storage/data center switches development in device driver, Linux/kernel and Diagnosis. Typical 2-6 years industrial experience with MS degree.

Preferred candidates should feel comfortable with fast-paced team work SW development and inter-group/company communication. Fluent in English is required. Travel may be needed occasionally.

1. Hand-on C and C++, including STL programming in Linux or Unix environment.
2. 1+ years industrial experience in multi-processor, multi-process, and multi-thread programming. Familiar with IPC and synchronization.
3. Familiar with make tools, shell language, CVS/Clearcase and GDB. Familiar with KGDB is a plus.
4. Familiar with embedded system, device driver and register level programming. Experienced with Linux kernel and Linux device driver model is very desirable.
5. Must be speaking fluent English & a team player.
6. Must be comfortable with large scale team based SW development and frequent inter-group/company communication.
7. Experienced with ASIC verification or BIOS development is a plus.
8. Hi-end networking switch/router SW development experience is a plus.





JD for Sr. SW engineer

Sr. engineer/technical leader to participate in hi-end data center and storage network embedded SW and diagnosis development. Preferred hand-on technical leadership.

- MSEE or MSCS with 5-10 years experience, BSEE with 7-10 years experience in embedded system development.
- Familiar with Linux kernel and device driver.
- Excellent low (register or assembly/micro-code/FW) level C programming experience
- In-depth understanding of OS inside, including multi-thread, multi-process, interrupt, scheduler
- Experience with multi processors SW development is a plus
- Familiar with kgdb, cscope, tcl is a plus
- ASIC verification experience is a plus.
- Solid coding and debugging ability is required.
- C++ experience is a plus


最新回复

接着忽悠  详情 回复 发表于 2007-6-25 16:56
点赞 关注

回复
举报

69

帖子

0

TA的资源

一粒金砂(初级)

沙发
 
会要我吗?
 
 

回复

84

帖子

0

TA的资源

一粒金砂(初级)

板凳
 
stephan_lu2000@yahoo.com.cn?????
贵公司连自己的邮件服务器都没有?还要用yahoo的?
是骗子么?
 
 
 

回复

76

帖子

0

TA的资源

一粒金砂(初级)

4
 
接着忽悠
 
 
 

回复
您需要登录后才可以回帖 登录 | 注册

随便看看
查找数据手册?

EEWorld Datasheet 技术支持

关闭
站长推荐上一条 1/10 下一条

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 国产芯 安防电子 汽车电子 手机便携 工业控制 家用电子 医疗电子 测试测量 网络通信 物联网

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
快速回复 返回顶部 返回列表