A falling CS signal initiates the conversion and data transfer.
The first 4.5 to 5.0 clock periods of the conversion cycle are
used to sample the input signal. After the fifth falling
DCLOCK edge, DOUT is enabled and outputs a LOW value
for one clock period. For the next 16 DCLOCK periods,
DOUT outputs the conversion result