## **Tektronix**

# **PLL** Testing



# Why Receiver Testing is Different



K



X

- 1. Why is Clock Recovery Needed?
- 2. Clock Recovery for Measurements
- 3. The Effect of Clock Recovery on Jitter
- 4. Calibration Considerations
- 5. Measurements with CR Instruments
- 6. Summary
- 7. Further Information





### **1. Need to Recover the Clock**



# 2. Clock Recovery for Measurements



#### 2. How Does a Clock Recovery Work?

- Modern hardware clock recovery systems are 1. based on a specialized phase locked loop (**PLL**).
  - For Clock Recovery, a modified phase detector is used.
  - The phase detector **looks for edges** only, and ignores 0 missing edges.



 $\bigcirc$ Ĩ

2

3

2

# 3. Clock Recovery Tracking of Jitter – Cleaning the Regenerated Data



#### 3. PLL Loop Response



#### 3. The Loop Response - Illustrated



#### **3. Phase included in Jitter Transfer Function**



X



#### 4. Calibration Considerations: The Effect of Peaking

1. Loop responses can have **peaking**.



- Peaking can cause *Jitter Amplification* of jitter frequency components in the region affected.
- 3. Peaking can also occur in the Observed Jitter Transfer Function.

#### 4. Experiment: The Effect of Peaking Illustrated



 $\bigcirc$ 

#### 4. The Effect of Peaking Conclusions

1. Jitter gain, particularly in a repeatered system, is highly undesirable.

() (1) (2)

 2. Many **standards restrict** the amount of peaking allowed.



3. Peaking increases the noise/random jitter.



# 5. Measurements: "Instrumentation Grade" Clock Recovery Units

- 1. Clock Recovery loop response affects the **amount of jitter** "seen" by serial data analysis instruments.
  - Loop bandwidth
  - Roll off slope
  - Peaking
- 2. The parameters must be **tightly controlled** for **accurate and repeatable** jitter measurements.
- 3. The ability to **adjust** these parameters is often required.
  - CR characteristics are often dictated by many Compliance Test Standards.
  - Setting the parameters to match those in receiver allows the instrument to "see" the data as receiver does in the real system.



 $\overline{(7)}$ 

# 5. Edge Density

 $\bigcirc$ 

(1) (2)

3

2

4

5

(4) (4)

555555555

6 7

Different data patterns have different "edge 1. density" or "transition density". A 1010 clock pattern has a 100 % edge 0 density. A true PRBS pattern has a 50 % edge density. 0 2. The pattern's edge density effects the energy entering the PLL phase detector, LBW which affects the loop response, loop bandwidth. 3. The calibration of loop response requires knowledge of the edge density.

# 5. Measurements with a Clock Recovery Instrument?

- With additional internal components, a Clock Recovery Instrument can perform **measurements** as well.
  - 1. Jitter Spectrum, including SONET jitter generation measurements
  - 2. Phase Lock Loop Response, such as is required by PCI Express
  - 3. Examination of **SSC waveform** for troubleshooting

We'll look at each in more detail.



### 5. Jitter Spectrum Measurement

- Shows Jitter Magnitude versus Frequency plot.
  - Total **Integrated Jitter** within frequency band.
  - Cursor readout shows frequency of peaks
    - Quickly identify source of jitter.
- Very low jitter noise floor ≈70 fs



2.

### 5. Measuring PLL Loop Response



6 (7)

- Measure the bandwidth, peaking and Jitter Transfer Function of external PLL.
- Required by some standards for Tx clock generators, for example, be mandatory test in PCI Express.
  - Loop bandwidth must be within allowed range
  - 2. Maximum peaking within limits

## 6. Summary

 $\bigcirc$ 

) (1) (2)

) 

- 1. Clock data recovery (CDR) elements are **important in receivers**, as well as serial data analysis **instrumentation**.
- 2. Clock recovery allows **low frequency jitter** in data streams to be **tracked out.**
- 3. Loop response and inverse response are both relevant.
- 4. Loop parameters such as **peaking** and **loop bandwidth** can have a **big effect** on the **jitter measured**.
- 5. Many **standards specify** the **loop parameters** that must be used in testing.
- 6. Trigger Data path **delay matching** is **critical** for signals with SSC or high periodic jitter components.
- 7. High performance **clock recovery instruments** can also provide **jitter spectrum measurements**.



#### Relating Stress Types to Typical Loop Bandwidths, and Some Common Causes of System Interferences



#### PLL Loop Bandwidth Testing Process Automation





- Phase modulate reference clock and measure phase error on DUT Tx
- o ≤30 second test time across full sweep range
- Full data rate support: 2.5GT/s, 5GT/s, 8GT/s, 16GT/s
- Simple two button operation: set data rate, hit "Sweep" button

#### **G4 PLL Testing Setup**





## **Tektronix**

## LinkEQ Testing

**BERTScope**<sup>™</sup>

0

.

oscin oscour

PITEST

0

00

1020

## **Tektronix**

### What is EQ? Why needs EQ? How LinkEQ Works?

oscin loscou

1

#### **Pre-Emphasis & Equalization...**

#### What's the Big Deal?



#### **Impact of Bandwidth Limitations**

 Bandwidth limitations create inter-symbol interference which eventually limit the ability to distinguish one bit from another



00

Noise/jitter closes-down the available headroom in the eye opening

Measured eye diagrams from a 40" PCI-Compliance ISI Trace, PRBS-7 Pattern

#### What Happens to Data?



- Baseline wander follows consecutive bits in the bit patternCertain bit patterns cause the worst opening
  - These will have high bit error rates

#### **Loss Impact on Jitter Margin**



X



#### Synthesizing the Equalization

#### **Time-domain or Frequency domain (continued)**



Filter response can be found by either transforming the inverse channel or by Deconvolving the time responses

# **Tektronix**

## What is EQ? Why needs EQ? How LinkEQ Works?

oscin Loscour

10

C2e

Transmitter Equalization



#### Copyright © 2013, PCI-SIG, All Rights Reserved



#### **PCIe Link EQ Testing Process**





Protocol-

- BERT sends trigger to scope based on customizable protocol message match
- BERT and DUT negotiate through Link EQ by optimizing TxEQ from BSX
- BERT uses LTSSM to train DUT's transmitter
- BERT uses handshaking to put DUT into loopback
- Testing is run at PCIe compliance workshops, debug often required

PCIe Decoder

- Scope decodes PCIe 1.0-4.0 protocol messages
- Scope verifies DUT has actually implemented the preset/EQ that it claims to have done
- DUT must "train up" in speed—8GT/s, & 16GT/s
- Scope verifies handshaking was performed in <500ns

< 500ns

# PCIe G4 LinkEQ Compliance test

- Add-In Card Transmitter Initial TX EQ Test
  - This test verifies that the Add-In Card will start with the correct TX EQ preset requested through the protocol
- Add-in Card Transmitter Link Equalization Response Test
  - This test verifies that the Add-In-Card will respond correctly to transmitter equalization commands sent through the link protocol
- System Board Transmitter Link Equalization Response Test
  - This test verifies that the System Board will respond correctly to transmitter equalization commands sent via the link protocol.
- DUT Tx and BERTScope Tx are acquired by scope



#### PCIE Gen4 Add-in Card Transmitter Link Equalizer Test Setup



#### PCIe G4 LinkEQ Compliance test RECEIVER

- System Receiver Link Equalization Test
  - This test verifies that System Board will correctly negotiate with its link partner to adjust the partner's transmitter equalization appropriately.
- Add-in Card Receiver Link Equalization Test
  - This test verifies that the Add-In Card will correctly negotiate with its link partner to adjust the partner's transmitter equalization appropriately
- <u>Bertscope Tx-> DUT Rx response</u>, <u>Bertscope Rx analysis</u>, <u>no</u> <u>scope needed</u>



X 28 MARCH 2019

#### **Demo Video**

s 134.63.138.104 - Remote Desktop Connection	-		×
BSS220 DETECTOR DETECTOR Detected: No Sync Auto Resync Sync Loss Thresh: 128 User Pattern Kode: Shift Sync Resync S O C Elapsed Time OO:00:24 USER Pattern Kode: Shift Sync Resync S O C Elapsed Time OO:00:24 C C C C C C C C C C C C C C C C C C C			
Gen: User 16.00000 Gbit/s       Det: No Sync 16.00000 Gbit/s       BER: No Sync         Image: Second	< Back Next >	Cancel	
		3	

#### www.tek.com/pci-express

Teldrontz / Applications / Serial Technologies / PCI Express

#### PCI Express

Accelerate the analysis, validation, and pre-compliance testing of your PCIe design with test solutions from Tektroniz.

With instruments and analysis software for both Transmitter and Receiver testing our solutions provide the ability to perform in-depth analysis, compliance testing, and debug for both current and next generation PCIe specifications (Standards Gen 1, 2, 3 and now PCie 4.0).

PCI Express\* (PCIe) Gen1/2/3/4 Transmitter Solution datasheet Updated PCI Express\* (PCIe) Gen3/4 Receiver CEM Solution datasheet . PCI Express® (PCIe) Gen3 Receiver Base Solution datasheet NEW! BSX Series BERTScope for Receiver MSO/DPO70000 DX Oscilloscopes (max bandwidth of 33 GHz) for Transmitter Testing Featured Content PCIe Gen3 How to Video with Understanding and Characterizing Anatomy of an Eye Diagram Jitter Primer Application Note MSO70000 This video shows how to make PCI Express Timing jitter is the unwelcome companion This application note discusses different of all electrical systems that use voltage ways that information from an eye diagram Gen 3 measurements using the MSO70000 transitions to represent timing information. can be sliced to gain more insight. It also Series oscilloscope with PCE3 and SDLA This paper focuses primarily on jitter in discusses some basic ways that transmitters, achware. electrical systems. channels, and receivers are tested. WATCH NOW + DOWNLOAD = DOWNLOAD = Call us at 1-800-833-9200 or try Live Chat To get started configuring your solution, Select a Standard: PCI Express ect a Revision: Library



	TECHNICAL DOCUMENTS	Title
	VIDEOS	The Basics of Serial Data Compliance and Validation Measurements This primer is designed to help you understand the common aspects of serial data transmission & to explain the analog and digital measurement requirements that apply to these enserging serial technologies
	WEBINARS	Understanding and Characterizing Timing Jitter Primer
	METHODS OF IMPLEMENTATION	Imming priter is the unwelcome companion of all electrical systems that use voltage transitions to represent timing information. This paper focuses primarily on jitter in electrical systems.

Tektronix PCIe solutions provide comprehensive Tx & Rx electrical PHY test coverage with integrated debug capabilities.

#### Reference

- 1. PCI-SIG, "PCI Express Base Specification, Revision 3.0", 2010.
- PCI-SIG, "PCI Express Base Specification, Revision 4.0, Version 1.0", 2017.
- 3. PCI-SIG, "PCI Express Architecture PHY Test Specification, Revision 3.0", 2013.
- 4. "PCIe Compliance Load Board (CLB3.0) Test Fixture User's Document, Revision 0.8", PCI-SIG, 2012.
- 5. "PCIe 3.0 Compliance Base Board (CBB3.0) Test Fixture User's Document, Revision 0.80", PCI-SIG, 2012.
- 6. "Tektronix MOI for PCIe Gen 3.0 Link Equalization System and Add-In Card Test Procedure, Version 1.1", Tektronix, 2018.
- 7. Linden Hsu, "Advanced Techniques for PCIe 3.0 Dynamic Equalization Testing"[PPT]: PCI-SIG, 2012.
- 8. "Selecting the Optimum PCI Express Clock Source", Silicon Labs, Inc.





#### Any Questions?





#### **Questions?**